1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
|
__attribute__((always_inline, hot))
static inline void ppu_write(struct nes_state *state, uint32_t offset, uint8_t value) {
struct ppu_state *ppu = &state->ppu;
uint32_t reg = offset & 0x7;
if(reg == 0) {
ppu->reg_ctrl = value;
ppu->temp_addr = (ppu->temp_addr & 0xf3ff) | ((value & 0x03) << 10);
// ppu->open_bus = value;
} else if(reg == 1) {
ppu->reg_mask = value;
// ppu->open_bus = value;
} else if(reg == 3) {
ppu->oam_addr = value;
// ppu->open_bus = value;
} else if(reg == 4) {
ppu->oam[ppu->oam_addr++] = value;
// ppu->open_bus = value;
} else if(reg == 5) {
if(ppu->write_latch == 0) {
ppu->fine_x = value & 0x07;
ppu->temp_addr = (ppu->temp_addr & ~0x001f) | (value >> 3);
ppu->write_latch = 1;
} else {
ppu->temp_addr = (ppu->temp_addr & ~0x73e0) | ((value & 0x07) << 12) | ((value & 0xf8) << 2);
ppu->write_latch = 0;
}
// ppu->open_bus = value;
} else if(reg == 6) {
if(ppu->write_latch == 0) {
ppu->temp_addr = (ppu->temp_addr & 0x00ff) | ((value & 0x3f) << 8);
ppu->write_latch = 1;
} else {
ppu->temp_addr = (ppu->temp_addr & 0xff00) | value;
ppu->vram_addr = ppu->temp_addr;
ppu->write_latch = 0;
}
// ppu->open_bus = value;
} else if(reg == 7) {
uint32_t addr = ppu->vram_addr;
if(LIKELY(addr < 0x2000)) {
state->mapper.chr_write(state, addr, value);
} else if(LIKELY(addr < 0x3f00)) {
state->mapper.ciram_write(state, addr, value);
} else if(addr < 0x4000) {
uint32_t pal_addr = addr & 0x1f;
if((pal_addr & 3) == 0) {
pal_addr &= ~0x10;
}
ppu->palette[pal_addr] = value;
}
ppu->vram_addr += (ppu->reg_ctrl & 0x04) ? 32 : 1;
// ppu->open_bus = value;
}
ppu->open_bus = value;
#if 0
switch(offset & 7) {
case 0: { // 2000
ppu->reg_ctrl = value;
ppu->temp_addr = (ppu->temp_addr & 0xf3ff) | ((value & 0x03) << 10);
ppu->open_bus = value;
} break;
case 1: { // 2001
ppu->reg_mask = value;
ppu->open_bus = value;
} break;
case 3: { // 2003
ppu->oam_addr = value;
ppu->open_bus = value;
} break;
case 4: { // 2004
ppu->oam[ppu->oam_addr++] = value;
ppu->open_bus = value;
} break;
case 5: { // 2005
if(ppu->write_latch == 0) {
ppu->fine_x = value & 0x07;
ppu->temp_addr = (ppu->temp_addr & ~0x001f) | (value >> 3);
ppu->write_latch = 1;
} else {
ppu->temp_addr = (ppu->temp_addr & ~0x73e0) | ((value & 0x07) << 12) | ((value & 0xf8) << 2);
ppu->write_latch = 0;
}
ppu->open_bus = value;
} break;
case 6: { // 2006
if(ppu->write_latch == 0) {
ppu->temp_addr = (ppu->temp_addr & 0x00ff) | ((value & 0x3f) << 8);
ppu->write_latch = 1;
} else {
ppu->temp_addr = (ppu->temp_addr & 0xff00) | value;
ppu->vram_addr = ppu->temp_addr;
ppu->write_latch = 0;
}
ppu->open_bus = value;
} break;
case 7: { // 2007
uint32_t addr = ppu->vram_addr;
if(LIKELY(addr < 0x2000)) {
state->mapper.chr_write(state, addr, value);
} else if(LIKELY(addr < 0x3f00)) {
state->mapper.ciram_write(state, addr, value);
} else if(addr < 0x4000) {
uint32_t pal_addr = addr & 0x1f;
if((pal_addr & 3) == 0) {
pal_addr &= ~0x10;
}
ppu->palette[pal_addr] = value;
}
ppu->vram_addr += (ppu->reg_ctrl & 0x04) ? 32 : 1;
ppu->open_bus = value;
} break;
}
#endif
}
__attribute__((always_inline, hot))
static inline uint8_t ppu_read(struct nes_state *state, uint32_t offset) {
struct ppu_state *ppu = &state->ppu;
uint8_t result = ppu->open_bus;
uint32_t reg = offset & 0x7;
if(reg == 2) {
result = ppu->reg_status;
ppu->reg_status &= ~0x80;
ppu->write_latch = 0;
} else if(reg == 4) {
result = ppu->oam[ppu->oam_addr];
} else if(reg == 7) {
uint32_t addr = ppu->vram_addr;
if(LIKELY(addr < 0x2000)) {
result = ppu->vram_read_buffer;
ppu->vram_read_buffer = state->mapper.chr_read(state, addr);
} else if(LIKELY(addr < 0x3f00)) {
result = ppu->vram_read_buffer;
ppu->vram_read_buffer = state->mapper.ciram_read(state, addr);
} else if(addr < 0x4000) {
uint32_t pal_addr = addr & 0x1f;
if((pal_addr & 0x13) == 0x10) {
pal_addr &= ~0x10;
}
result = ppu->palette[pal_addr];
}
ppu->vram_addr += (ppu->reg_ctrl & 0x04) ? 32 : 1;
}
#if 0
switch(offset & 7) {
case 2: { // 2002
result = ppu->reg_status;
ppu->reg_status &= ~0x80;
ppu->write_latch = 0;
} break;
case 4: { // 2004
result = ppu->oam[ppu->oam_addr];
} break;
case 7: { // 2007
uint32_t addr = ppu->vram_addr;
if(LIKELY(addr < 0x2000)) {
result = ppu->vram_read_buffer;
ppu->vram_read_buffer = state->mapper.chr_read(state, addr);
} else if(LIKELY(addr < 0x3f00)) {
result = ppu->vram_read_buffer;
ppu->vram_read_buffer = state->mapper.ciram_read(state, addr);
} else if(addr < 0x4000) {
uint32_t pal_addr = addr & 0x1f;
if((pal_addr & 0x13) == 0x10) {
pal_addr &= ~0x10;
}
result = ppu->palette[pal_addr];
}
ppu->vram_addr += (ppu->reg_ctrl & 0x04) ? 32 : 1;
} break;
}
# endif
ppu->open_bus = result;
return result;
}
static uint8_t memory_read_dma(struct nes_state *state, uint32_t offset);
__attribute__((hot))
static void ppu_dma_4014(struct nes_state *state, uint8_t page) {
uint32_t base = page << 8;
// Add 1 or 2 idle cycles depending on current CPU cycle
uint8_t idle_cycles = (state->cpu.cycles & 1) ? 1 : 2;
for(uint8_t i = 0; i < idle_cycles; i++) {
state->cpu.cycles++;
ppu_tick(state);
// apu_tick(state);
}
for(uint32_t i = 0; i < 256; i++) {
uint32_t addr = base + i;
state->cpu.cycles++;
ppu_tick(state);
// apu_tick(state);
uint8_t value = memory_read_dma(state, addr);
state->cpu.cycles++;
ppu_tick(state);
// apu_tick(state);
ppu_write(state, 4, value);
}
}
|
